Exascale Supercomputer ASIC/RTL Engineers (RE1-2-3)

Application deadline:

BSC is looking for 5 talented and motivated professionals with expertise in ASIC design and IP integration for a European HPC accelerator. The design is based on RISC-V architecture. This is a NEW project to build an FPGA-based emulator for an energy-efficient Exascale system.